DS90LVTMTC: DS90LV – V or 5V LVDS Driver/Receiver, Package: Soic Narrow, Pin Nb= DS 90 LV TMTC · DS90LVTMTCX: DS90LV to +85°C SOIC M-LVDS, full duplex, type 1. DS90LVTM/TMTC. 1. 1. LVDS. or 5. to +85°C SOIC, TSSOP DS92LVATM. 1. SOIC M-LVDS, full duplex, type 2. DS91DTM. 1. 1. M-LVDS. MHz. . to +85°C. SOIC M-LVDS, full duplex, type 1. DS90LVTM/TMTC. 1.

Author: Mizil Zule
Country: Dominican Republic
Language: English (Spanish)
Genre: Art
Published (Last): 16 August 2007
Pages: 194
PDF File Size: 15.18 Mb
ePub File Size: 13.26 Mb
ISBN: 625-7-42707-447-6
Downloads: 79534
Price: Free* [*Free Regsitration Required]
Uploader: Goltill


F Coaxial Cable 4. The diagram helps you to quickly? Available in 12 x 12 mm TQFP packaging?

This evaluation kit can be reworked to accept non MHz, nonbit devices if necessary. A complete evaluation kit reference design is available. F Coaxial Cable 1.

DS90LV01 datasheet & applicatoin notes – Datasheet Archive

DC-balance encoding for AC-coupled and optical interconnects? Very low power down current?

This reduces the amplitude difference between the lower frequency and the higher frequency components of the bit stream. Also available 2 x 2 and 4 x 4 crosspoint switches as well as 1: Coax Length based on 0.

  EN 10246-1 PDF

Fractional-N PLL programmable up to 4th order? Up to 10 dB improvement over next best monolithic competitor? Type 2 receivers have a built-in failsafe where the receiver threshold is offset by ds90lc048a. The chipset is fully AEC-Q quali?

Available with type 1 and type 2 failsafe receiver thresholds The M-LVDS standard includes 2 types of receiver thresholds. Very low phase noise and spurs? Zero volts on the receiver thresholds will always result in a logic LOW.

M-LVDS is optimized for multipoint including features critical to multipoint applications such as: Single 27 MHz external crystal or reference clock input? CAT5e Length based on 0. DS92LVA dual buffer or single 1: Integrated termination saves board area, improves signal quality?

DP reference design available DP reference design available interface. National has recently moved to 2-letter package code suf? Fast lock, cycle slip reduction with timeout counter?

Receiver automatically locks to any data pattern without external clock? Tight 50 mV receiver thresholds add to noise margin? National leverages its high performance analog signal conditioning expertise to provide solutions that extend cable reach, reduce jitter and transmit ultra-clean video signals that meet or exceed speci?


DS90LV datasheet & applicatoin notes – Datasheet Archive

For more information, visit www. Total maximum jitter 31 ps 1. Partially integrated adjustable loop? The application example below highlights the elegant dual differential interface between the LMH reclocker and LMH dual cable driver. The DS90UR deserializer requires no external clock reference, reducing receiver board complexity and cost. Low phase noise Ttmc with integrated tank inductor and programmable output power level? Serializes 24 bits at 5 to 43 MHz to Mbps?

Choice of second reclocked output or low-jitter, differential, data-rate clock output? Splitters and crosspoints create multiple copies of your clock or can be used for clock redundancy. SDV serializers, cable drivers, equalizers, reclockers, etc.

Industrial Connectivity Made Easy.